Senior Staff Static Timing Analysis & Physical Design Engineer
Marvell Semiconductor
1000+ employees, GrowthJob Description
Department: Not specified
Skills & Keywords
CMOS, Primetime, Data Center, EDA, Register Transfer Level, Data Infrastructure, Artificial Intelligence, Timing Closure, Physical Design, Verilog
If you see something wrong with this job listing after clicking 'Apply Now', you can:
flag it as expired
flag it as expired
Similar Jobs You Might Like
Staff Software Engineer, Accessibility
Anthropic
More Jobs at Marvell Semiconductor
Analog Layout Senior Staff Engineer
Santa Clara, CA
Principal Digital Circuit Design Engineer
Burlington, VT
Senior Staff Optical Engineer
Santa Clara, CA
Senior Staff Optical Module Failure Analysis Engineer
Santa Clara, CA
Principal Optical Module Failure Analysis Engineer
Santa Clara, CA